mister-devel/VT52_MiSTer
1
0
Fork 0
mirror of https://github.com/MiSTer-devel/VT52_MiSTer.git synced 2026-04-26 03:05:10 +00:00
Code Issues Packages Projects Releases Wiki Activity
6 Commits 1 Branch 0 Tags
4e8e500f8eaa0a82d56bc2374b15bc35af2a41d2
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
fvaneijk 4e8e500f8e add
2024-11-04 18:56:22 -05:00
doc
at the core file - still needs a rework
2024-11-03 18:45:45 -05:00
rtl
add
2024-11-04 18:56:22 -05:00
sys
initial add
2024-09-17 06:44:06 -04:00
.gitignore
initial add
2024-09-17 06:44:06 -04:00
clean.bat
initial add
2024-09-17 06:44:06 -04:00
files.qip
get video generation working
2024-11-04 18:53:10 -05:00
LICENSE
initial add
2024-09-17 06:44:06 -04:00
Readme.md
initial message
2024-09-17 06:51:45 -04:00
VT52.qpf
initial add
2024-09-17 06:44:06 -04:00
VT52.qsf
get video generation working
2024-11-04 18:53:10 -05:00
VT52.sdc
initial add
2024-09-17 06:44:06 -04:00
VT52.srf
initial add
2024-09-17 06:44:06 -04:00
VT52.sv
get video generation working
2024-11-04 18:53:10 -05:00

Readme.md

VT52 core for MiSTer

General description

This core will eventually be a VT52 serial terminal running on the Mister platform.

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme MIT 8.4 MiB
Languages
Verilog 52.4%
SystemVerilog 18.7%
VHDL 14.7%
Python 10%
Tcl 3%
Other 1.1%