mirror of
https://github.com/MiSTer-devel/SuperVision_MiSTer.git
synced 2026-04-26 03:04:58 +00:00
6ab76f4876fa7b6b2abd609c6064483e4bc013be
Watara Supervision for MiSTer
wip
Languages
VHDL
43.6%
Verilog
34.8%
SystemVerilog
19%
Tcl
2.5%