mirror of
https://github.com/MiSTer-devel/SuperVision_MiSTer.git
synced 2026-05-17 03:04:39 +00:00
00a43bfdfb4d02e7349f6533256078c66432c1f2
Watara Supervision for MiSTer
wip
Languages
VHDL
43.6%
Verilog
34.8%
SystemVerilog
19%
Tcl
2.5%