mirror of
https://github.com/MiSTer-devel/Specialist_MiSTer.git
synced 2026-04-19 03:05:34 +00:00
master
Work in progress...
RKS load
switch to non-disk mode (Original or MX), reset the core and load RKS file.
Description
Languages
Verilog
52.9%
SystemVerilog
27.3%
VHDL
16.3%
Tcl
3.4%
Batchfile
0.1%