jackyangantelope 349f773987 Update sys
2025-12-09 23:14:00 +08:00
2024-05-24 21:00:32 +08:00
2021-03-03 18:29:45 +08:00
2025-12-09 23:14:00 +08:00
2018-03-05 19:48:37 +08:00
2020-05-11 22:49:57 +08:00
2020-11-02 15:40:46 +08:00
2019-07-19 03:31:11 +08:00
2025-12-09 23:14:00 +08:00
2021-03-03 18:29:45 +08:00
2018-03-05 19:48:37 +08:00
2025-12-09 23:14:00 +08:00

Work in progress...

RKS load

switch to non-disk mode (Original or MX), reset the core and load RKS file.

Description
No description provided
Readme 15 MiB
Languages
Verilog 52.9%
SystemVerilog 27.3%
VHDL 16.3%
Tcl 3.4%
Batchfile 0.1%