Release 20220925:

Browse Source

features:
- implement 3 different turbo speeds
- Move datacache into CPU -> speedup when using turbo setting "high"

fixes/changes:
- fixed memory card loading edge case leading to memory card data not being available
- fixed wrong savestate slot index when loading core
- fixed edge case where loading a savestate would hang up the core until reset is triggered
- fixed CPU blockLoadforward edge case (CPU test from pcsx-redux is now pass)
- many cleanups and resource reductions, FPGA logic went from 97% to 93%

accuracy improvements:
- Memory: CD register bus is now using extbus logic
- Memory: extbus timing modified when using PStrobe together with RecP(CD timings)
- Memory: adjust timings for BIOS reads
- Memory: rework sdram -> instruction cache interface, reducing cache fetch time by 1 cycle, fulfilling test against hardware
- CPU: implement out-of-order load pipelining
- CPU: implement readback of CACHECONTROL register
- CPU: make instruction fetch stage fully independent of data fetch stage
- DMA: add timing cost for ram page switch and refresh
- DMA: reduce initial overhead by 2 cycles
- Timer: implement non-retrigger mode by using Mode bit 6

...

This commit is contained in:

Robert Peip

2022-09-25 12:06:49 +02:00

parent ea30dc0f46

commit eb91f221cc

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

releases/PSX_20220925.rbf Normal file

Binary file not shown.