mister-devel/PCFX_MiSTer
1
0
Fork 0
mirror of https://github.com/MiSTer-devel/PCFX_MiSTer.git synced 2026-04-19 03:04:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
65 Commits 3 Branches 0 Tags
fa0e45c92aa271d7af2014fea8e1c4decdd6c8c0
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
David Hunter fa0e45c92a Add 4 I/O wait states; fix HuC6270 BUSY_N and CPU_CE use 
HuC6270 signals are now more closely aligned with how huc6280.vhd uses
them.

This fixes a freeze on entering the backup memory screen.
2026-01-14 00:45:40 -08:00
releases
Release 20260102
2026-01-02 23:29:06 -08:00
rtl
Add 4 I/O wait states; fix HuC6270 BUSY_N and CPU_CE use
2026-01-14 00:45:40 -08:00
sys
Copy Template_MiSTer
2025-11-22 14:26:51 -08:00
test-rom
Pick up v810 update to add instruction cache
2026-01-10 17:08:08 -08:00
.gitignore
Add v810 code as submodule
2025-11-23 15:17:57 -08:00
.gitmodules
Add v810 code as submodule
2025-11-23 15:17:57 -08:00
clean.bat
Copy Template_MiSTer
2025-11-22 14:26:51 -08:00
COPYING
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
files.qip
Pick up v810 update to add instruction cache
2026-01-10 17:08:08 -08:00
PCFX.qpf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.qsf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.sdc
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.srf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.sv
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
Description
No description provided
3.2 MiB
Languages
Verilog 38.6%
SystemVerilog 33.5%
VHDL 24.6%
Tcl 2.6%
Assembly 0.3%
Other 0.2%