mister-devel/PCFX_MiSTer
1
0
Fork 0
mirror of https://github.com/MiSTer-devel/PCFX_MiSTer.git synced 2026-04-19 03:04:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
68 Commits 3 Branches 0 Tags
91c356c4ed16718c78b503a8fe3d7a14dfd73df6
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
David Hunter 91c356c4ed Get internal SRAM working (really) 
Need to assert SZRQn to enable reads at A[1]=1

Now the BIOS decides the memory is writable, and checksums the first
128 bytes (twice).

And then it hits a DIV instruction and throws an exception.
2026-01-16 23:11:06 -08:00
releases
Release 20260102
2026-01-02 23:29:06 -08:00
rtl
Get internal SRAM working (really)
2026-01-16 23:11:06 -08:00
sys
Copy Template_MiSTer
2025-11-22 14:26:51 -08:00
test-rom
Pick up v810 update to add instruction cache
2026-01-10 17:08:08 -08:00
.gitignore
Add v810 code as submodule
2025-11-23 15:17:57 -08:00
.gitmodules
Add v810 code as submodule
2025-11-23 15:17:57 -08:00
clean.bat
Copy Template_MiSTer
2025-11-22 14:26:51 -08:00
COPYING
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
files.qip
Pick up v810 update to add instruction cache
2026-01-10 17:08:08 -08:00
PCFX.qpf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.qsf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.sdc
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.srf
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
PCFX.sv
Might as well start calling this the real core
2026-01-02 22:44:45 -08:00
Description
No description provided
3.2 MiB
Languages
Verilog 38.6%
SystemVerilog 33.5%
VHDL 24.6%
Tcl 2.6%
Assembly 0.3%
Other 0.2%