David Hunter b8daa061c5 sdram: Do refreshes during HBlank
Just pull them in early, before the normal timer triggers a refresh.

At the moment, 7 refreshes during HBlank is enough to prevent
refreshes outside of HBlank.
2026-04-25 19:24:16 -07:00
2026-02-14 16:16:38 -08:00
2026-04-25 19:24:16 -07:00
2025-11-23 15:17:57 -08:00
2025-11-23 15:17:57 -08:00
2025-11-22 14:26:51 -08:00
2026-04-12 23:13:09 -07:00
Description
No description provided
3.3 MiB
Languages
Verilog 38.6%
SystemVerilog 33.5%
VHDL 24.6%
Tcl 2.6%
Assembly 0.3%
Other 0.2%