mirror of
https://github.com/MiSTer-devel/FlappyBird_MiSTer.git
synced 2026-04-19 03:04:06 +00:00
master
Flappy Bird
Ported from original project here.
This core is written entirely in discrete logic, apparently. Not recommended as a reference example.
Instructions
- Press Flap
- When you die, press reset.
Description
Languages
Verilog
69.6%
SystemVerilog
15.7%
VHDL
12.1%
Tcl
2.5%