mirror of
https://github.com/MiSTer-devel/Enterprise_MiSTer.git
synced 2026-04-19 03:04:02 +00:00
main
Elan Enterprise FPGA implementation for Mister.
Original source : https://github.com/Kyp069/ep by Kyp
Description
Languages
Verilog
46.6%
VHDL
33.5%
SystemVerilog
17%
Tcl
2.5%
Coq
0.3%