Files
Andre Zeps c0faa4906e FMV: Added support for MPEG frame synced register updates
- Required for games like Lost Ride
- Partially breaks https://github.com/Slamy/CDi_FMVTest/tree/main/fmv_moving_window again
- Mechanism not yet fully understood
2026-02-22 14:12:37 +01:00
..
2024-07-08 19:22:59 +02:00
2025-07-15 20:49:26 +02:00
2025-06-11 18:48:11 +02:00
2025-11-13 20:12:20 +01:00
2024-07-08 19:22:59 +02:00
2024-07-08 19:22:59 +02:00
2025-09-29 12:46:40 +02:00
2024-07-08 19:22:59 +02:00
2025-12-18 13:30:33 +01:00

Verilator Simulation

Verilator is much faster than ModelSim but is restricted to Verilog/SystemVerilog. VHDL source code must be converted first.

Please use the convert scripts in case the VHDL code was changed. To be safe, a conversion is already part of the repo.

Prerequisites

You need CD images to use with the simulation. Only the .bin files are required. .chd is not supported.

Usage

./sim_top.sh