mirror of
https://github.com/MiSTer-devel/Archie_MiSTer.git
synced 2026-04-19 03:04:04 +00:00
16 lines
742 B
Tcl
16 lines
742 B
Tcl
derive_pll_clocks
|
|
|
|
set clk_sdram_sys {*|pll|pll_inst|altera_pll_i|*[0].*|divclk}
|
|
set clk_sdram_chip {*|pll|pll_inst|altera_pll_i|*[1].*|divclk}
|
|
|
|
create_generated_clock -name SDRAM_CLK -source [get_pins -compatibility_mode $clk_sdram_chip] [get_ports {SDRAM_CLK}]
|
|
|
|
derive_clock_uncertainty
|
|
|
|
# Set acceptable delays for SDRAM chip (See correspondent chip datasheet)
|
|
set_input_delay -max -clock $clk_sdram_sys 8.7ns [get_ports SDRAM_DQ[*]]
|
|
set_input_delay -min -clock $clk_sdram_sys 6.0ns [get_ports SDRAM_DQ[*]]
|
|
|
|
set_output_delay -max -clock SDRAM_CLK 1.6ns [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}]
|
|
set_output_delay -min -clock SDRAM_CLK -0.9ns [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}]
|