jackyangantelope dc8afac647 Update sys
2025-12-09 21:50:04 +08:00
2023-03-24 14:59:03 -07:00
2025-11-22 14:01:36 +08:00
2023-03-24 14:59:03 -07:00
2023-03-24 14:59:03 -07:00
2025-12-09 21:50:04 +08:00
2023-03-24 14:59:03 -07:00
2023-03-24 14:59:03 -07:00
2023-03-24 14:59:03 -07:00
2025-12-09 21:50:04 +08:00
2023-03-24 14:59:03 -07:00
2023-03-24 14:59:03 -07:00

Battle Zone For Mister

Port to MiSTer by alanswx, asicguy, and Jopdorp.

Thanks

Thanks to asicguy for fixing timing and cleaning things up, Jopdorp for analog sound support, and of course the original authors.

Based on: F15_18545_BattleZone

F15 18-545 Capstone Project to rebuild the Atari Battlezone game on the FPGA From: https://github.com/MXButterfly/F15_18545_BattleZone

Description
Battlezone for MiSTer
Readme 8.4 MiB
Languages
SystemVerilog 55.8%
Jupyter Notebook 36%
Verilog 5.7%
VHDL 2%
Tcl 0.4%