Files
u-boot/drivers/clk
Hai Pham f7f8d47317 clk: renesas: Pass struct cpg_mssr_info to renesas_clk_endisable()
CPG IP in some specific Renesas SoCs (i.e. new R8A779A0 V3U SoC)
requires a different setting procedure. Make struct cpg_mssr_info
accessible to handle the clock setting in that case.

Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
2021-05-21 15:00:17 +02:00
..
2021-04-06 16:33:19 +12:00
2021-04-06 16:33:19 +12:00
2021-01-30 14:25:41 -07:00
2021-04-19 16:59:33 +02:00
2021-04-06 16:33:19 +12:00
2021-04-16 01:12:59 +01:00
2021-03-30 12:03:24 +02:00
2021-01-12 10:21:41 +05:30