Files
u-boot/drivers
Hai Pham f7f8d47317 clk: renesas: Pass struct cpg_mssr_info to renesas_clk_endisable()
CPG IP in some specific Renesas SoCs (i.e. new R8A779A0 V3U SoC)
requires a different setting procedure. Make struct cpg_mssr_info
accessible to handle the clock setting in that case.

Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
2021-05-21 15:00:17 +02:00
..
2021-03-08 10:32:34 +01:00
2021-04-28 10:29:36 +02:00
2021-04-10 08:04:42 -04:00
2021-04-12 17:44:55 -04:00
2021-03-27 13:59:36 +13:00
2021-05-04 07:57:18 -04:00
2021-03-13 13:14:52 -05:00
2020-11-06 10:18:20 +08:00