York Sun
59a4089f82
corenet_ds: pick the middle value for all tested timing parameters
...
For DDR3 controller, the clk_adjust and wrlvl_start are platform-dependent.
The best values should be picked up from the middle of all working
combinations. This patch updates the table with confirmed values tested on
Hynix dual-rank UDIMMs (HMT125U7BFR8C-H9) at 1300MT/s, 1200MT/s, 1000MT/s,
900MT/s, 800MT/s and Kingston quad-rank RDIMMs (KVR1333D3Q8R9S/4G) at 1300MT/s,
1200MT/s, 1000MT/s.
Signed-off-by: York Sun <yorksun@freescale.com >
2011-03-05 10:13:50 -06:00
..
2011-02-09 23:30:39 -06:00
2011-03-05 10:13:50 -06:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-28 21:47:24 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-27 23:35:12 +01:00
2011-01-09 18:06:50 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2010-11-17 21:02:18 +01:00
2011-01-19 22:58:23 -06:00
2011-01-14 01:32:19 -06:00
2011-01-14 01:32:19 -06:00
2011-01-14 01:32:20 -06:00
2011-01-14 01:32:21 -06:00
2011-01-14 01:32:19 -06:00
2011-01-14 01:32:19 -06:00
2011-01-14 01:32:21 -06:00
2011-01-14 01:32:21 -06:00
2011-01-19 22:58:23 -06:00
2011-01-14 01:32:20 -06:00
2011-01-14 01:32:21 -06:00
2010-11-17 21:02:18 +01:00
2011-02-21 08:30:54 +01:00
2011-02-02 00:54:43 +01:00
2011-02-02 00:54:42 +01:00
2011-02-02 00:54:42 +01:00
2011-01-19 22:58:24 -06:00
2011-01-19 22:58:23 -06:00
2011-01-19 22:58:23 -06:00