Files
u-boot/board
York Sun 59a4089f82 corenet_ds: pick the middle value for all tested timing parameters
For DDR3 controller, the clk_adjust and wrlvl_start are platform-dependent.
The best values should be picked up from the middle of all working
combinations. This patch updates the table with confirmed values tested on
Hynix dual-rank UDIMMs (HMT125U7BFR8C-H9) at 1300MT/s, 1200MT/s, 1000MT/s,
900MT/s, 800MT/s and Kingston quad-rank RDIMMs (KVR1333D3Q8R9S/4G) at 1300MT/s,
1200MT/s, 1000MT/s.

Signed-off-by: York Sun <yorksun@freescale.com>
2011-03-05 10:13:50 -06:00
..
2011-01-09 18:06:50 +01:00
2011-02-08 08:29:53 -05:00
2010-12-08 23:46:36 +01:00
2010-12-09 10:25:56 +01:00
2011-02-02 00:54:43 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2011-01-09 18:06:50 +01:00
2011-01-09 18:06:50 +01:00
2010-12-09 10:25:56 +01:00
2011-02-02 16:18:45 +09:00
2011-01-09 18:06:50 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-11-27 23:35:12 +01:00
2011-01-09 18:06:50 +01:00
2010-12-09 10:25:56 +01:00
2011-02-02 16:18:45 +09:00
2011-01-09 18:06:50 +01:00
2011-01-09 18:06:50 +01:00
2011-01-09 18:06:50 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-11-28 21:45:32 +01:00
2010-12-09 10:25:56 +01:00
2011-01-09 18:06:50 +01:00
2010-12-16 22:46:05 +01:00
2010-12-09 10:25:56 +01:00
2010-12-22 21:16:17 +01:00
2010-11-28 21:47:24 +01:00