Files
u-boot/drivers
Patrick Delaunay 0cb1aa9409 stm32mp1: ram: increase the delay after reset to 128 cycles
Component Notification DDR controller errata (3.00a):9001313030
Synchronization Time Waited After De-assertion of presetn is
128 pclk Cycles.

Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
2019-05-23 11:38:10 +02:00
..
2019-05-22 12:24:24 +05:30
2019-01-15 15:28:53 -05:00
2019-05-21 08:03:38 +02:00
2019-02-27 09:12:33 +08:00
2019-05-18 08:15:35 -04:00
2019-05-18 08:15:35 -04:00
2019-02-20 15:27:08 +08:00
2019-05-20 13:50:34 +02:00
2019-05-10 22:48:11 +02:00
2018-07-19 16:31:38 -04:00
2018-11-29 09:30:06 -07:00
2019-05-05 08:48:50 -04:00