eaw/u-boot
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

spi: synquacer: DMSTART bit must not be set while transferring

Browse Source 
DMSTART bit must not be set while there is active transfer.
This commit sets the DMSTART bit only when the transfer begins.

Signed-off-by: Masahisa Kojima <masahisa.kojima@linaro.org>
Signed-off-by: Satoru Okamoto <okamoto.satoru@socionext.com>
Acked-by: Jassi Brar <jaswinder.singh@linaro.org>
This commit is contained in:
Masahisa Kojima
2022-05-17 17:41:38 +09:00
committed by Tom Rini
parent 88d50ed8a1
commit de9f2c9c2e
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/spi/spi-synquacer.c
View File

@@ -330,9 +330,11 @@ static int synquacer_spi_xfer(struct udevice *dev, unsigned int bitlen,
writel(~0, priv->base + RXC);
/* Trigger */
val = readl(priv->base + DMSTART);
val |= BIT(TRIGGER);
writel(val, priv->base + DMSTART);
if (flags & SPI_XFER_BEGIN) {
val = readl(priv->base + DMSTART);
val |= BIT(TRIGGER);
writel(val, priv->base + DMSTART);
}
while (busy & (BIT(RXBIT) | BIT(TXBIT))) {
if (priv->rx_words)