mister-devel/u-boot_MiSTer
1
0
Fork 0
mirror of https://github.com/MiSTer-devel/u-boot_MiSTer.git synced 2026-04-19 03:05:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
f94de733df8a3a6e28a9acbfc00871319f567775
u-boot_MiSTer/arch/openrisc/include
History
Franck Jullien c346cf1350 openrisc: update SPR registers definition 
The OpenRISC architecture specification v1.0 defines
new SPR registers. This patch adds registers definition
for group 0 and update bit definitions for the CPU
configuration register.

Signed-off-by: Franck Jullien <franck.jullien@gmail.com>
2014-06-05 14:44:56 -04:00
..
asm
openrisc: update SPR registers definition
2014-06-05 14:44:56 -04:00