mirror of
https://github.com/MiSTer-devel/u-boot_MiSTer.git
synced 2026-04-19 03:05:37 +00:00
Per AN3221 (MPC5200B SDRAM Initialization and Configuration), the SDelay register must be written a value of 0x00000004 as the first step of the SDRAM contorller configuration. Signed-off-by: Bartlomiej Sieka <tur@semihalf.com>