Files
ao486_MiSTer/sim/iverilog/rtc/Makefile
2017-08-03 21:35:47 +08:00

3 lines
66 B
Makefile

all:
iverilog -y. -y./../ao486/sim/altera -o tb_rtc.vvp tb_rtc.v