mirror of
https://github.com/MiSTer-devel/SuperVision_MiSTer.git
synced 2026-05-24 03:04:30 +00:00
51f9d53bae6ceaf103ee06cb6cbc73d7ccfd5a5e
Watara Supervision for MiSTer
wip
Languages
VHDL
43.6%
Verilog
34.8%
SystemVerilog
19%
Tcl
2.5%