mirror of
https://github.com/MiSTer-devel/PCXT_MiSTer.git
synced 2026-04-26 03:04:30 +00:00
2b5681324b
* Added UART module from ao486 project (COM1 assigned to USER I/O pins) * Automatic loading of the BIOS ROM from /games/PCXT directory * BIOS ROM hot swapping from the OSD menu * Updated the code to the latest version of the SDRAM module of KFPC-XT, but not yet implemented in the core... needs to be revised and improved, it does not work properly.
21 lines
1.8 KiB
Plaintext
21 lines
1.8 KiB
Plaintext
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_baud_rate_gen.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_binary2gray.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_counter_down_ce_ld.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_counter_down_ce_ld_tc.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_counter_integer_down.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_DECODE_3to8.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_edge_det.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_edge_det_XCD.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_fifo_async16_rcsr_wf.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_fifo_async_sr.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_gray2binary.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_jkff.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_parity_gen_Serial.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_register_ce.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_shift_reg_PL_sl.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_shift_reg_se_sl.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_uart_Rx_8bit.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_uart_Tx_8bit.vhd ]
|
|
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) gh_uart_16550.vhd ]
|
|
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) uart.v ]
|