mirror of
https://github.com/MiSTer-devel/PCXT_MiSTer.git
synced 2026-04-19 03:04:47 +00:00
8ff59fa11b
Replace the derived XT pseudo-clocks with a synchronous clock-enable scheduler on clk_chipset so the XT side runs from a single base clock without changing the mature 8088/BIU clocking model. - generate exact CPU and peripheral enables from clk_chipset - update the XT chipset and peripheral path to consume enables instead of reconstructed pseudo-clock edges - keep the 8088 CLK pin as a local compatibility signal - refresh SYSTEM.sdc so pll_system video clocks and clk_14_318 resolve cleanly in TimeQuest
169 lines
10 KiB
Tcl
169 lines
10 KiB
Tcl
derive_pll_clocks
|
|
derive_clock_uncertainty
|
|
|
|
# core specific constraints
|
|
# Clocks - PLL principal (Chipset/SDRAM domain)
|
|
set CLOCK_CORE {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
|
|
set CLOCK_CHIP {emu|pll|pll_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
|
|
# Clocks - PLL video (CPU/Video domain - precise frequencies)
|
|
set CLOCK_VGA_CGA {emu|pll_system_inst|pll_system_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
|
|
set CLOCK_VGA_MDA {emu|pll_system_inst|pll_system_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
|
|
set CLOCK_VIDEO_MDA {emu|pll_system_inst|pll_system_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
|
|
set CLOCK_VIDEO_OUT_PS {emu|pll_system_inst|pll_system_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk}
|
|
# Derived clocks (from PLL video domain)
|
|
set CLOCK_14_318 {emu:emu|clk_14_318|q}
|
|
|
|
# clk_14_318 derives from clk_28_636 (PLL video - precise frequency)
|
|
create_generated_clock -name clk_14_318 -source [get_pins $CLOCK_VGA_CGA] -divide_by 2 [get_pins $CLOCK_14_318]
|
|
create_generated_clock -name SDRAM_CLK -source [get_pins $CLOCK_CHIP] [get_ports { SDRAM_CLK }]
|
|
create_clock -name VCLK_SDIO -period 20.000
|
|
|
|
# SPLASH
|
|
set_false_path -to [get_registers {emu:emu|splash_off}]
|
|
|
|
# CDC: PLL principal (Chipset) <-> PLL video (CPU/Video) - asynchronous clock domains
|
|
set_false_path -from [get_clocks $CLOCK_CHIP] -to [get_clocks $CLOCK_VGA_CGA]
|
|
set_false_path -from [get_clocks $CLOCK_VGA_CGA] -to [get_clocks $CLOCK_CHIP]
|
|
set_false_path -from [get_clocks $CLOCK_CHIP] -to [get_clocks $CLOCK_VGA_MDA]
|
|
set_false_path -from [get_clocks $CLOCK_VGA_MDA] -to [get_clocks $CLOCK_CHIP]
|
|
set_false_path -from [get_clocks $CLOCK_CHIP] -to [get_clocks $CLOCK_VIDEO_MDA]
|
|
set_false_path -from [get_clocks $CLOCK_VIDEO_MDA] -to [get_clocks $CLOCK_CHIP]
|
|
set_false_path -from [get_clocks $CLOCK_CHIP] -to [get_clocks clk_14_318]
|
|
set_false_path -from [get_clocks clk_14_318] -to [get_clocks $CLOCK_CHIP]
|
|
|
|
set_false_path -from [get_clocks $CLOCK_CORE] -to [get_clocks $CLOCK_VGA_CGA]
|
|
set_false_path -from [get_clocks $CLOCK_VGA_CGA] -to [get_clocks $CLOCK_CORE]
|
|
set_false_path -from [get_clocks $CLOCK_CORE] -to [get_clocks clk_14_318]
|
|
set_false_path -from [get_clocks clk_14_318] -to [get_clocks $CLOCK_CORE]
|
|
|
|
# Explicit retime constraints for the final HDMI output stage.
|
|
set_max_delay -from [get_clocks $CLOCK_VGA_CGA] -to [get_clocks $CLOCK_VIDEO_OUT_PS] 17.500
|
|
set_max_delay -from [get_clocks $CLOCK_VIDEO_MDA] -to [get_clocks $CLOCK_VIDEO_OUT_PS] 17.500
|
|
|
|
# VIDEO
|
|
# NOTE: If the system clock and video clock are synchronous, the following description is not necessary.
|
|
set VIDEO_TO_SYSYEM_DELAY 10
|
|
|
|
set_false_path -to [get_registers {emu:emu|scale_video_ff[*] \
|
|
emu:emu|screen_mode_video_ff[*] \
|
|
emu:emu|border_video_ff \
|
|
emu:emu|VIDEO_ARX[*] \
|
|
emu:emu|VIDEO_ARY[*]}]
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_address[*]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_address_1[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_data[*]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_data_1[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_write_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_write_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_read_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_io_read_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_address_enable_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|cga_address_enable_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|CGA_CRTC_DOUT_1[*] \
|
|
emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|CGA_CRTC_OE_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_address[*]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_io_address_1[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_data[*]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_io_data_1[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_read_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_io_read_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_io_write_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_io_write_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|video_address_enable_n}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_address_enable_n_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc:hgc1|hgc_control_reg[*]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|data_bus_out[*] \
|
|
emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|data_bus_out_from_chipset}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|HGC_CRTC_DOUT_1[*] \
|
|
emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|HGC_CRTC_OE_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc:hgc1|hgc_control_reg[7]}] \
|
|
-to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|vram:hgc_vram|* \
|
|
emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|hgc_mem_select_1}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {emu:emu|hps_io:hps_io|video_calc:video_calc|vid_hcnt[*] \
|
|
emu:emu|hps_io:hps_io|video_calc:video_calc|vid_nres[*] \
|
|
emu:emu|hps_io:hps_io|video_calc:video_calc|vid_vcnt[*]}] \
|
|
-to [get_registers {emu:emu|hps_io:hps_io|video_calc:video_calc|dout[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
|
|
set_max_delay -from [get_registers {emu:emu|scale_video_ff[*]}] \
|
|
-to [get_registers {sl_r[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|cga_hw}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|hercules_hw}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|CHIPSET:u_CHIPSET|PERIPHERALS:u_PERIPHERALS|swap_video_buffer_2}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -to [get_registers {emu:emu|video_pause_core_buf}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
#
|
|
set_max_delay -from [get_registers {osd:vga_osd|info \
|
|
osd:vga_osd|infoh[*] \
|
|
osd:vga_osd|osd_h[*] \
|
|
osd:vga_osd|osd_w[*]}] \
|
|
-to [get_registers {osd:vga_osd|osd_de[*] \
|
|
osd:vga_osd|osd_hcnt2[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {osd:vga_osd|osd_enable}] \
|
|
-to [get_registers {osd:vga_osd|osd_en[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {lowlat}] \
|
|
-to [get_registers {ascal:ascal|i_mode[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {LFB_FLT}] \
|
|
-to [get_registers {ascal:ascal|i_mode[2]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {LFB_EN}] \
|
|
-to [get_registers {hmaxi[*] \
|
|
hmini[*] \
|
|
state[0] \
|
|
state[1] \
|
|
state[2] \
|
|
vmaxi[*] \
|
|
vmini[*] \
|
|
ascal:ascal|i_mode[2]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {FREESCALE}] \
|
|
-to [get_registers {state[0] \
|
|
state[1] \
|
|
state[2]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {HDMI_PR}] \
|
|
-to [get_registers {videow[*]}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
set_max_delay -from [get_registers {cfg_done}] \
|
|
-to [get_registers {pll_hdmi_adj:pll_hdmi_adj|i_delay[*] \
|
|
pll_hdmi_adj:pll_hdmi_adj|i_de2 \
|
|
pll_hdmi_adj:pll_hdmi_adj|i_line[*] \
|
|
pll_hdmi_adj:pll_hdmi_adj|i_linecpt[*] \
|
|
pll_hdmi_adj:pll_hdmi_adj|i_vss_delay \
|
|
pll_hdmi_adj:pll_hdmi_adj|i_vss2}] $VIDEO_TO_SYSYEM_DELAY
|
|
|
|
|
|
# SDIO
|
|
set_input_delay -clock { VCLK_SDIO } -max 10 [get_ports { SDIO_DAT[*] SDIO_CMD }]
|
|
set_input_delay -clock { VCLK_SDIO } -min 5 [get_ports { SDIO_DAT[*] SDIO_CMD }]
|
|
set_output_delay -clock { VCLK_SDIO } -max 5 [get_ports { SDIO_DAT[*] SDIO_CMD SDIO_CLK }]
|
|
set_output_delay -clock { VCLK_SDIO } -min 0 [get_ports { SDIO_DAT[*] SDIO_CMD SDIO_CLK }]
|
|
|
|
# SDRAM
|
|
set_input_delay -clock { SDRAM_CLK } -max 6 [get_ports { SDRAM_DQ[*] }]
|
|
set_input_delay -clock { SDRAM_CLK } -min 3 [get_ports { SDRAM_DQ[*] }]
|
|
set_output_delay -clock { SDRAM_CLK } -max 2 [get_ports { SDRAM_DQ[*] SDRAM_DQM* SDRAM_A[*] SDRAM_n* SDRAM_BA[*] SDRAM_CKE }]
|
|
set_output_delay -clock { SDRAM_CLK } -min 1.5 [get_ports { SDRAM_DQ[*] SDRAM_DQM* SDRAM_A[*] SDRAM_n* SDRAM_BA[*] SDRAM_CKE }]
|