Files
PCFX_MiSTer/sys/pll_cfg.qip
David Hunter d6a9cbaa33 Copy Template_MiSTer
Commit e0afd28
2025-11-22 14:26:51 -08:00

6 lines
540 B
Plaintext

set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "pll_cfg" -name VERILOG_FILE [file join $::quartus(qip_path) "pll_cfg/pll_cfg.v"]
set_global_assignment -library "pll_cfg" -name VERILOG_FILE [file join $::quartus(qip_path) "pll_cfg/pll_cfg_hdmi.v"]
set_global_assignment -library "pll_cfg" -name VERILOG_FILE [file join $::quartus(qip_path) "pll_cfg/altera_pll_reconfig_top.v"]
set_global_assignment -library "pll_cfg" -name VERILOG_FILE [file join $::quartus(qip_path) "pll_cfg/altera_pll_reconfig_core.v"]