mirror of
https://github.com/MiSTer-devel/Life_MiSTer.git
synced 2026-04-19 03:04:22 +00:00
11 lines
160 B
Verilog
11 lines
160 B
Verilog
module random (
|
|
input clock,
|
|
output reg [30:0] lfsr
|
|
);
|
|
|
|
always @(posedge clock) begin
|
|
lfsr <= {lfsr[29:0], lfsr[30] ^~ lfsr[27]};
|
|
end
|
|
|
|
endmodule
|