mirror of
https://github.com/MiSTer-devel/CDi_MiSTer.git
synced 2026-06-14 03:04:32 +00:00
06dc8cf866
- Added DSP registers for storing the derived volume from the attenuation value - Since the official LUT of the VMPEG is not known, a custom one is derived, based on measurements from the real machine - Should make "Lost Eden" more pleasant, since this game attenuates the music during spoken dialog. Compared to a real CD-i, I've decided to recycle the dual AD7528 of the base case to control the volume. So, it is no longer a dual but a quadro configuration.
60 lines
4.1 KiB
Plaintext
60 lines
4.1 KiB
Plaintext
set_global_assignment -name SDC_FILE CDi.sdc
|
|
set_global_assignment -name SYSTEMVERILOG_FILE CDi.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/audiodecoder.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/audiofifo.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/audioplayer.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/cdic_clock_gen.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/cdic.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/cditop.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/clut_rle.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/ddr_mux3.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/ddr_mux4.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/delta_yuv_decoder.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/display_file_reader.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/dual_ad7528.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/flag_cross_domain.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/hps_cd_sector_cache.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/ica_dca_ctrl.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mcd212.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mk48t08b.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/demuxer.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fma/audio_firmware_memory.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fma/dsp_registers.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fma/mpeg_audio.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fma/mpeg_audiofifo.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fma/mpeg_input_stream_fifo_8k.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/dct_coeff_huffman_decoder.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/ddr_chroma_line_buffer.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/ddr_luma_line_buffer.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/decoder_firmware_memory.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/dual_port_videoram.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/dualport_shared_ram.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/frameplayer.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/macroblock_worker.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/mpeg_input_stream_fifo_32k.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/mpeg_video_start_code_decoder.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/mpeg_video.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/sample_rate_converter.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/worker_firmware_memory.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/fmv/yuv_frame_adr_fifo.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/mpeg/VexiiRiscv.v
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/pointing_device.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/resetdelay.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/scc68070.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/sdram.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/servo_hle.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/signal_cross_domain.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/u3090mg.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/uc_68hc05.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/video_timing.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/videofifo.sv
|
|
set_global_assignment -name SYSTEMVERILOG_FILE rtl/vmpeg.sv
|
|
set_global_assignment -name VERILOG_FILE rtl/uart_rx.v
|
|
set_global_assignment -name VERILOG_FILE rtl/uart_tx.v
|
|
set_global_assignment -name VHDL_FILE rtl/6805.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/tg68k/tg68dotc_verilog_wrapper.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/tg68k/TG68K_ALU.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/tg68k/TG68K_Pack.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/tg68k/TG68K.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/tg68k/TG68KdotC_Kernel.vhd
|