mirror of https://github.com/MiSTer-devel/CDi_MiSTer.git synced 2026-06-14 03:04:32 +00:00

Files

Andre Zeps b99ab86b09 First public release

- SCC68070 is booting cdi200.rom
- SLAVE is communicating with the CPU
- MCD212 only implements memory map
- IRQs incomplete
- CDIC missing
- MiSTer interface missing

2024-07-08 19:22:59 +02:00

419 B

Raw Permalink Blame History

Selftest

Send 0x20 (Space) early on during startup.

DRAM bank 0 self test is from: 0x000000 to 0x03fffe This is 256kB of memory. Bit 17 highest bit set. then from 0x200000 to 0x23fffe This is 256kB of memory

Afterwards 00000000 is read and 00000000 is expected.

DRAM bank 1 self test is from: 0x040000 to 0x07fffe This is 256kB of memory. Bit 18 seems to be the bank switch then from 0x240000 to

419 B Raw Permalink Blame History

Selftest

419 B

Raw Permalink Blame History