2026-01-04 12:32:56 -07:00
2024-01-17 07:15:24 -07:00
2024-04-10 06:38:27 -06:00
2025-12-03 16:19:57 +08:00
2022-10-31 09:34:21 -06:00
2022-10-31 09:50:00 -06:00
2023-10-31 16:16:29 -06:00
2022-10-31 09:50:00 -06:00
2022-10-31 09:50:00 -06:00
2025-12-03 16:19:57 +08:00
2022-10-31 09:34:21 -06:00
2024-01-28 15:06:24 -07:00
2022-10-31 09:34:21 -06:00

Tropical Angel for MiSTer FPGA

Tropical Angel Logo

Based on code from Traverse USA by @darfpga

Developed by Slingshot for MiST

Ported to MiSTer by @birdybro with help from Mike Simone and Alan Steremberg

Description

This is a simulation model of the Irem M57 Arcade Hardware which only ran Tropical Angel. From the manual:

In TROPICAL ANGEL, you are the person who leads a beautiful lady known as TROPICAL ANGEL to achieve her goal of obtaining the highest grade in water ski, A MASTER OF WATER SKI.

MiSTer FPGA Screenshot

Controls

Name Description
Gas Accelerate the boat
Reverse Spin around for more points
Left Ski Left
Right Ski Right
Coin Put in a coin
Start Start the game

There is a 1P Start and a 2P Start. Each player's start button mapped corresponds to it.

To-Do

  • Hi-Score and Pause modules should be added.
  • H/V offsets module should be added to help users.
  • Potentially add toggle from 56.7hz to 59.94Hz similar to Ace's cores using a pll_reconfig for compatibility.

ROM Files Instructions

ROMs are not included! In order to use this arcade core, you will need to provide the correct ROM file yourself.

To simplify the process .mra files are provided in the releases folder, that specify the required ROMs with their checksums. The ROMs .zip filename refers to the corresponding file from the MAME project.

Please refer to Arcade Roms and MRA files for information on how to setup and use the environment.

Quick reference for folders and file placement:

/_Arcade/<game name>.mra
/_Arcade/cores/<game rbf>.rbf
/_Arcade/mame/<mame rom>.zip
/_Arcade/hbmame/<hbmame rom>.zip
Description
Irem M57 Tropical Angel Arcade FPGA implementation ported from MiST to MiSTer FPGA
Readme GPL-2.0 21 MiB
Languages
VHDL 52.1%
Verilog 30.8%
SystemVerilog 14.8%
Tcl 2.2%