mirror of
https://github.com/MiSTer-devel/Arcade-TimePilot_MiSTer.git
synced 2026-04-19 03:03:31 +00:00
579 lines
16 KiB
Systemverilog
579 lines
16 KiB
Systemverilog
//============================================================================
|
|
//
|
|
// Port to MiSTer.
|
|
// Copyright (C) 2021 Sorgelig
|
|
//
|
|
// Time Pilot for MiSTer
|
|
// Original design Copyright (C) 2017 Dar
|
|
// Initial port to MiSTer Copyright (C) 2017 Sorgelig
|
|
// Updated port to MiSTer Copyright (C) 2021, 2022 Ace,
|
|
// Ash Evans (aka ElectronAsh/OzOnE), Artemio Urbina and Kitrinx (aka Rysha)
|
|
//
|
|
// Permission is hereby granted, free of charge, to any person obtaining a
|
|
// copy of this software and associated documentation files (the "Software"),
|
|
// to deal in the Software without restriction, including without limitation
|
|
// the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
// and/or sell copies of the Software, and to permit persons to whom the
|
|
// Software is furnished to do so, subject to the following conditions:
|
|
//
|
|
// The above copyright notice and this permission notice shall be included in
|
|
// all copies or substantial portions of the Software.
|
|
//
|
|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
// DEALINGS IN THE SOFTWARE.
|
|
//
|
|
//============================================================================
|
|
|
|
module emu
|
|
(
|
|
//Master input clock
|
|
input CLK_50M,
|
|
|
|
//Async reset from top-level module.
|
|
//Can be used as initial reset.
|
|
input RESET,
|
|
|
|
//Must be passed to hps_io module
|
|
inout [48:0] HPS_BUS,
|
|
|
|
//Base video clock. Usually equals to CLK_SYS.
|
|
output CLK_VIDEO,
|
|
|
|
//Multiple resolutions are supported using different CE_PIXEL rates.
|
|
//Must be based on CLK_VIDEO
|
|
output CE_PIXEL,
|
|
|
|
//Video aspect ratio for HDMI. Most retro systems have ratio 4:3.
|
|
//if VIDEO_ARX[12] or VIDEO_ARY[12] is set then [11:0] contains scaled size instead of aspect ratio.
|
|
output [12:0] VIDEO_ARX,
|
|
output [12:0] VIDEO_ARY,
|
|
|
|
output [7:0] VGA_R,
|
|
output [7:0] VGA_G,
|
|
output [7:0] VGA_B,
|
|
output VGA_HS,
|
|
output VGA_VS,
|
|
output VGA_DE, // = ~(VBlank | HBlank)
|
|
output VGA_F1,
|
|
output [1:0] VGA_SL,
|
|
output VGA_SCALER, // Force VGA scaler
|
|
output VGA_DISABLE, // analog out is off
|
|
|
|
input [11:0] HDMI_WIDTH,
|
|
input [11:0] HDMI_HEIGHT,
|
|
output HDMI_FREEZE,
|
|
output HDMI_BLACKOUT,
|
|
output HDMI_BOB_DEINT,
|
|
|
|
`ifdef MISTER_FB
|
|
// Use framebuffer in DDRAM
|
|
// FB_FORMAT:
|
|
// [2:0] : 011=8bpp(palette) 100=16bpp 101=24bpp 110=32bpp
|
|
// [3] : 0=16bits 565 1=16bits 1555
|
|
// [4] : 0=RGB 1=BGR (for 16/24/32 modes)
|
|
//
|
|
// FB_STRIDE either 0 (rounded to 256 bytes) or multiple of pixel size (in bytes)
|
|
output FB_EN,
|
|
output [4:0] FB_FORMAT,
|
|
output [11:0] FB_WIDTH,
|
|
output [11:0] FB_HEIGHT,
|
|
output [31:0] FB_BASE,
|
|
output [13:0] FB_STRIDE,
|
|
input FB_VBL,
|
|
input FB_LL,
|
|
output FB_FORCE_BLANK,
|
|
|
|
`ifdef MISTER_FB_PALETTE
|
|
// Palette control for 8bit modes.
|
|
// Ignored for other video modes.
|
|
output FB_PAL_CLK,
|
|
output [7:0] FB_PAL_ADDR,
|
|
output [23:0] FB_PAL_DOUT,
|
|
input [23:0] FB_PAL_DIN,
|
|
output FB_PAL_WR,
|
|
`endif
|
|
`endif
|
|
|
|
output LED_USER, // 1 - ON, 0 - OFF.
|
|
|
|
// b[1]: 0 - LED status is system status OR'd with b[0]
|
|
// 1 - LED status is controled solely by b[0]
|
|
// hint: supply 2'b00 to let the system control the LED.
|
|
output [1:0] LED_POWER,
|
|
output [1:0] LED_DISK,
|
|
|
|
// I/O board button press simulation (active high)
|
|
// b[1]: user button
|
|
// b[0]: osd button
|
|
output [1:0] BUTTONS,
|
|
|
|
input CLK_AUDIO, // 24.576 MHz
|
|
output [15:0] AUDIO_L,
|
|
output [15:0] AUDIO_R,
|
|
output AUDIO_S, // 1 - signed audio samples, 0 - unsigned
|
|
output [1:0] AUDIO_MIX, // 0 - no mix, 1 - 25%, 2 - 50%, 3 - 100% (mono)
|
|
|
|
//ADC
|
|
inout [3:0] ADC_BUS,
|
|
|
|
//SD-SPI
|
|
output SD_SCK,
|
|
output SD_MOSI,
|
|
input SD_MISO,
|
|
output SD_CS,
|
|
input SD_CD,
|
|
|
|
//High latency DDR3 RAM interface
|
|
//Use for non-critical time purposes
|
|
output DDRAM_CLK,
|
|
input DDRAM_BUSY,
|
|
output [7:0] DDRAM_BURSTCNT,
|
|
output [28:0] DDRAM_ADDR,
|
|
input [63:0] DDRAM_DOUT,
|
|
input DDRAM_DOUT_READY,
|
|
output DDRAM_RD,
|
|
output [63:0] DDRAM_DIN,
|
|
output [7:0] DDRAM_BE,
|
|
output DDRAM_WE,
|
|
|
|
//SDRAM interface with lower latency
|
|
output SDRAM_CLK,
|
|
output SDRAM_CKE,
|
|
output [12:0] SDRAM_A,
|
|
output [1:0] SDRAM_BA,
|
|
inout [15:0] SDRAM_DQ,
|
|
output SDRAM_DQML,
|
|
output SDRAM_DQMH,
|
|
output SDRAM_nCS,
|
|
output SDRAM_nCAS,
|
|
output SDRAM_nRAS,
|
|
output SDRAM_nWE,
|
|
|
|
`ifdef MISTER_DUAL_SDRAM
|
|
//Secondary SDRAM
|
|
//Set all output SDRAM_* signals to Z ASAP if SDRAM2_EN is 0
|
|
input SDRAM2_EN,
|
|
output SDRAM2_CLK,
|
|
output [12:0] SDRAM2_A,
|
|
output [1:0] SDRAM2_BA,
|
|
inout [15:0] SDRAM2_DQ,
|
|
output SDRAM2_nCS,
|
|
output SDRAM2_nCAS,
|
|
output SDRAM2_nRAS,
|
|
output SDRAM2_nWE,
|
|
`endif
|
|
|
|
input UART_CTS,
|
|
output UART_RTS,
|
|
input UART_RXD,
|
|
output UART_TXD,
|
|
output UART_DTR,
|
|
input UART_DSR,
|
|
|
|
// Open-drain User port.
|
|
// 0 - D+/RX
|
|
// 1 - D-/TX
|
|
// 2..6 - USR2..USR6
|
|
// Set USER_OUT to 1 to read from USER_IN.
|
|
input [6:0] USER_IN,
|
|
output [6:0] USER_OUT,
|
|
|
|
input OSD_STATUS
|
|
);
|
|
|
|
|
|
assign ADC_BUS = 'Z;
|
|
assign USER_OUT = '1;
|
|
assign {UART_RTS, UART_TXD, UART_DTR} = 0;
|
|
assign {SD_SCK, SD_MOSI, SD_CS} = 'Z;
|
|
assign {SDRAM_DQ, SDRAM_A, SDRAM_BA, SDRAM_CLK, SDRAM_CKE, SDRAM_DQML, SDRAM_DQMH, SDRAM_nWE, SDRAM_nCAS, SDRAM_nRAS, SDRAM_nCS} = 'Z;
|
|
|
|
assign VGA_F1 = 0;
|
|
assign VGA_SCALER = 0;
|
|
assign VGA_DISABLE = 0;
|
|
assign FB_FORCE_BLANK = 0;
|
|
assign HDMI_FREEZE = 0;
|
|
assign HDMI_BLACKOUT = 0;
|
|
assign HDMI_BOB_DEINT = 0;
|
|
|
|
wire signed [15:0] audio;
|
|
assign AUDIO_L = audio;
|
|
assign AUDIO_R = audio;
|
|
assign AUDIO_S = 1;
|
|
assign AUDIO_MIX = 0;
|
|
|
|
assign LED_DISK = 0;
|
|
assign LED_POWER = 0;
|
|
assign LED_USER = ioctl_download;
|
|
assign BUTTONS = 0;
|
|
|
|
///////////////////////////////////////////////////
|
|
|
|
wire [1:0] ar = status[14:13];
|
|
|
|
assign VIDEO_ARX = status[12] ? ((!ar) ? 12'd16 : (ar - 1'd1)) : ((!ar) ? 12'd14 : (ar - 1'd1));
|
|
assign VIDEO_ARY = status[12] ? ((!ar) ? 12'd14 : 12'd0) : ((!ar) ? 12'd16 : 12'd0);
|
|
|
|
`include "build_id.v"
|
|
localparam CONF_STR = {
|
|
"A.TIMEPLT;;",
|
|
"ODE,Aspect Ratio,Original,Full screen,[ARC1],[ARC2];",
|
|
"OC,Orientation,Vert,Horz;",
|
|
"OFH,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%,CRT 75%;",
|
|
"OL,Game Speed,Native,60Hz Adjust;",
|
|
"-;",
|
|
"H1OR,Autosave Hiscores,Off,On;",
|
|
"P1,Pause Options;",
|
|
"P1OP,Pause when OSD is open,On,Off;",
|
|
"P1OQ,Dim video after 10s,On,Off;",
|
|
"-;",
|
|
"DIP;",
|
|
"-;",
|
|
"P2,Screen Centering;",
|
|
"P2O36,H Center,0,-1,-2,-3,-4,-5,-6,-7,+7,+6,+5,+4,+3,+2,+1;",
|
|
"P2O7A,V Center,0,-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11,-12;",
|
|
"-;",
|
|
"R0,Reset;",
|
|
"J1,Fire,Start P1,Coin,Start P2,Pause;",
|
|
"jn,B,Start,R,Select,L;",
|
|
"V,v",`BUILD_DATE
|
|
};
|
|
|
|
wire forced_scandoubler;
|
|
wire [1:0] buttons;
|
|
wire [127:0] status;
|
|
wire [10:0] ps2_key;
|
|
|
|
wire ioctl_download;
|
|
wire ioctl_upload;
|
|
wire ioctl_upload_req;
|
|
wire [7:0] ioctl_index;
|
|
wire ioctl_wr;
|
|
wire [24:0] ioctl_addr;
|
|
wire [7:0] ioctl_dout;
|
|
wire [7:0] ioctl_din;
|
|
|
|
wire [15:0] joystick_0, joystick_1;
|
|
wire [15:0] joy = joystick_0 | joystick_1;
|
|
|
|
wire [21:0] gamma_bus;
|
|
wire direct_video;
|
|
|
|
hps_io #(.CONF_STR(CONF_STR)) hps_io
|
|
(
|
|
.clk_sys(CLK_49M),
|
|
.HPS_BUS(HPS_BUS),
|
|
.EXT_BUS(),
|
|
.gamma_bus(gamma_bus),
|
|
.direct_video(direct_video),
|
|
|
|
.forced_scandoubler(forced_scandoubler),
|
|
|
|
.buttons(buttons),
|
|
.status(status),
|
|
.status_menumask({~hs_configured,direct_video}),
|
|
|
|
.ioctl_download(ioctl_download),
|
|
.ioctl_upload(ioctl_upload),
|
|
.ioctl_upload_req(ioctl_upload_req),
|
|
.ioctl_wr(ioctl_wr),
|
|
.ioctl_addr(ioctl_addr),
|
|
.ioctl_dout(ioctl_dout),
|
|
.ioctl_din(ioctl_din),
|
|
.ioctl_index(ioctl_index),
|
|
|
|
.joystick_0(joystick_0),
|
|
.joystick_1(joystick_1),
|
|
.ps2_key(ps2_key)
|
|
);
|
|
|
|
//////////////////// CLOCKS ///////////////////
|
|
|
|
wire CLK_49M;
|
|
wire locked;
|
|
|
|
pll pll
|
|
(
|
|
.refclk(CLK_50M),
|
|
.rst(0),
|
|
.outclk_0(CLK_49M),
|
|
.reconfig_to_pll(reconfig_to_pll),
|
|
.reconfig_from_pll(reconfig_from_pll),
|
|
.locked(locked)
|
|
);
|
|
|
|
wire [63:0] reconfig_to_pll;
|
|
wire [63:0] reconfig_from_pll;
|
|
wire cfg_waitrequest;
|
|
reg cfg_write;
|
|
reg [5:0] cfg_address;
|
|
reg [31:0] cfg_data;
|
|
|
|
//Reconfigure PLL to apply an ~1% underclock to Time Pilot to bring video timings in spec for 60Hz VSync (sourced from Genesis core)
|
|
pll_cfg pll_cfg
|
|
(
|
|
.mgmt_clk(CLK_50M),
|
|
.mgmt_reset(0),
|
|
.mgmt_waitrequest(cfg_waitrequest),
|
|
.mgmt_read(0),
|
|
.mgmt_readdata(),
|
|
.mgmt_write(cfg_write),
|
|
.mgmt_address(cfg_address),
|
|
.mgmt_writedata(cfg_data),
|
|
.reconfig_to_pll(reconfig_to_pll),
|
|
.reconfig_from_pll(reconfig_from_pll)
|
|
);
|
|
|
|
always @(posedge CLK_50M) begin
|
|
reg underclock = 0, underclock2 = 0;
|
|
reg [2:0] state = 0;
|
|
reg underclock_r;
|
|
|
|
underclock <= status[21];
|
|
underclock2 <= underclock;
|
|
|
|
cfg_write <= 0;
|
|
if(underclock2 == underclock && underclock2 != underclock_r) begin
|
|
state <= 1;
|
|
underclock_r <= underclock2;
|
|
end
|
|
|
|
if(!cfg_waitrequest) begin
|
|
if(state)
|
|
state <= state + 3'd1;
|
|
case(state)
|
|
1: begin
|
|
cfg_address <= 0;
|
|
cfg_data <= 0;
|
|
cfg_write <= 1;
|
|
end
|
|
5: begin
|
|
cfg_address <= 7;
|
|
cfg_data <= underclock_r ? 3262113561 : 3639383488;
|
|
cfg_write <= 1;
|
|
end
|
|
7: begin
|
|
cfg_address <= 2;
|
|
cfg_data <= 0;
|
|
cfg_write <= 1;
|
|
end
|
|
endcase
|
|
end
|
|
end
|
|
|
|
wire reset = RESET | status[0] | buttons[1];
|
|
|
|
/////////////////// Keyboard //////////////////
|
|
|
|
reg btn_up = 0;
|
|
reg btn_down = 0;
|
|
reg btn_left = 0;
|
|
reg btn_right = 0;
|
|
reg btn_fire = 0;
|
|
reg btn_coin1 = 0;
|
|
reg btn_coin2 = 0;
|
|
reg btn_1p_start = 0;
|
|
reg btn_2p_start = 0;
|
|
reg btn_pause = 0;
|
|
reg btn_service = 0;
|
|
|
|
wire pressed = ps2_key[9];
|
|
wire [7:0] code = ps2_key[7:0];
|
|
always @(posedge CLK_49M) begin
|
|
reg old_state;
|
|
old_state <= ps2_key[10];
|
|
if(old_state != ps2_key[10]) begin
|
|
case(code)
|
|
'h16: btn_1p_start <= pressed; // 1
|
|
'h1E: btn_2p_start <= pressed; // 2
|
|
'h2E: btn_coin1 <= pressed; // 5
|
|
'h36: btn_coin2 <= pressed; // 6
|
|
'h46: btn_service <= pressed; // 9
|
|
'h4D: btn_pause <= pressed; // P
|
|
|
|
'h75: btn_up <= pressed; // up
|
|
'h72: btn_down <= pressed; // down
|
|
'h6B: btn_left <= pressed; // left
|
|
'h74: btn_right <= pressed; // right
|
|
'h14: btn_fire <= pressed; // ctrl
|
|
endcase
|
|
end
|
|
end
|
|
|
|
////////////////// Arcade Buttons/Interfaces ///////////////////////////
|
|
|
|
//Player 1
|
|
wire m_up1 = btn_up | joystick_0[3];
|
|
wire m_down1 = btn_down | joystick_0[2];
|
|
wire m_left1 = btn_left | joystick_0[1];
|
|
wire m_right1 = btn_right | joystick_0[0];
|
|
wire m_fire1 = btn_fire | joystick_0[4];
|
|
|
|
//Player 2
|
|
wire m_up2 = btn_up | joystick_1[3];
|
|
wire m_down2 = btn_down | joystick_1[2];
|
|
wire m_left2 = btn_left | joystick_1[1];
|
|
wire m_right2 = btn_right | joystick_1[0];
|
|
wire m_fire2 = btn_fire | joystick_1[4];
|
|
|
|
//Start/coin
|
|
wire m_start1 = btn_1p_start | joy[5];
|
|
wire m_start2 = btn_2p_start | joy[7];
|
|
wire m_coin1 = btn_coin1 | joy[6];
|
|
wire m_coin2 = btn_coin2;
|
|
wire m_pause = btn_pause | joy[8];
|
|
|
|
// PAUSE SYSTEM
|
|
wire pause_cpu;
|
|
wire [23:0] rgb_out;
|
|
pause #(8,8,8,49) pause
|
|
(
|
|
.*,
|
|
.clk_sys(CLK_49M),
|
|
.user_button(m_pause),
|
|
.pause_request(hs_pause),
|
|
.options(~status[26:25])
|
|
);
|
|
|
|
// DIP SWITCHES
|
|
reg [7:0] dip_sw[8]; // Active-LOW
|
|
always @(posedge CLK_49M) begin
|
|
if(ioctl_wr && (ioctl_index==254) && !ioctl_addr[24:3])
|
|
dip_sw[ioctl_addr[2:0]] <= ioctl_dout;
|
|
end
|
|
|
|
/////////////// Video ////////////////
|
|
|
|
wire hblank, vblank;
|
|
wire hs, vs;
|
|
wire [4:0] r_out, g_out, b_out;
|
|
|
|
//Adjust color tones for the final output so they better match an original
|
|
//Time Pilot PCB (credit: Paulb-nl)
|
|
wire [7:0] r = (r_out[0] ? 8'h19 : 8'h00) +
|
|
(r_out[1] ? 8'h24 : 8'h00) +
|
|
(r_out[2] ? 8'h35 : 8'h00) +
|
|
(r_out[3] ? 8'h40 : 8'h00) +
|
|
(r_out[4] ? 8'h4D : 8'h00);
|
|
wire [7:0] g = (g_out[0] ? 8'h19 : 8'h00) +
|
|
(g_out[1] ? 8'h24 : 8'h00) +
|
|
(g_out[2] ? 8'h35 : 8'h00) +
|
|
(g_out[3] ? 8'h40 : 8'h00) +
|
|
(g_out[4] ? 8'h4D : 8'h00);
|
|
wire [7:0] b = (b_out[0] ? 8'h19 : 8'h00) +
|
|
(b_out[1] ? 8'h24 : 8'h00) +
|
|
(b_out[2] ? 8'h35 : 8'h00) +
|
|
(b_out[3] ? 8'h40 : 8'h00) +
|
|
(b_out[4] ? 8'h4D : 8'h00);
|
|
wire ce_pix;
|
|
|
|
wire rotate_ccw = 0;
|
|
wire no_rotate = status[12] | direct_video;
|
|
wire flip = video_rotated;
|
|
wire video_rotated;
|
|
screen_rotate screen_rotate(.*);
|
|
|
|
arcade_video #(256, 24) arcade_video
|
|
(
|
|
.*,
|
|
|
|
.clk_video(CLK_49M),
|
|
|
|
.RGB_in(rgb_out),
|
|
.HBlank(hblank),
|
|
.VBlank(vblank),
|
|
.HSync(~hs),
|
|
.VSync(~vs),
|
|
|
|
.fx(status[17:15])
|
|
);
|
|
|
|
//Instantiate Time Pilot top-level module
|
|
TimePilot TP_inst
|
|
(
|
|
.reset(~reset), // input reset
|
|
|
|
.clk_49m(CLK_49M), // input clk_49m
|
|
|
|
.coin({~m_coin2, ~m_coin1}), // input [1:0] coin
|
|
|
|
.start_buttons({~m_start2, ~m_start1}), // input [1:0] start_buttons
|
|
|
|
.p1_joystick({~m_right1, ~m_left1, ~m_down1, ~m_up1}),
|
|
.p2_joystick({~m_right2, ~m_left2, ~m_down2, ~m_up2}),
|
|
.p1_fire(~m_fire1),
|
|
.p2_fire(~m_fire2),
|
|
|
|
.btn_service(~btn_service),
|
|
|
|
.dip_sw({~dip_sw[1], ~dip_sw[0]}), // input [15:0] dip_sw
|
|
|
|
.h_center(status[6:3]), // Screen centering
|
|
.v_center(status[10:7]),
|
|
|
|
.video_hsync(hs), // output video_hsync
|
|
.video_vsync(vs), // output video_vsync
|
|
.video_vblank(vblank), // output video_vblank
|
|
.video_hblank(hblank), // output video_hblank
|
|
.ce_pix(ce_pix), // output ce_pix
|
|
|
|
.video_r(r_out), // output [4:0] video_r
|
|
.video_g(g_out), // output [4:0] video_g
|
|
.video_b(b_out), // output [4:0] video_b
|
|
|
|
.sound(audio), // output [15:0] sound
|
|
|
|
.ioctl_addr(ioctl_addr),
|
|
.ioctl_wr(ioctl_wr && !ioctl_index),
|
|
.ioctl_data(ioctl_dout),
|
|
|
|
.pause(pause_cpu),
|
|
|
|
//Flag to signal that Time Pilot has been underclocked to normalize video timings in order to maintain consistent sound timings and pitch
|
|
.underclock(status[21]),
|
|
|
|
.hs_address(hs_address),
|
|
.hs_data_out(hs_data_out),
|
|
.hs_data_in(hs_data_in),
|
|
.hs_write(hs_write_enable)
|
|
);
|
|
|
|
// HISCORE SYSTEM
|
|
// --------------
|
|
wire [15:0]hs_address;
|
|
wire [7:0] hs_data_in;
|
|
wire [7:0] hs_data_out;
|
|
wire hs_write_enable;
|
|
wire hs_access_read;
|
|
wire hs_access_write;
|
|
wire hs_pause;
|
|
wire hs_configured;
|
|
|
|
hiscore #(
|
|
.HS_ADDRESSWIDTH(16),
|
|
.CFG_ADDRESSWIDTH(3),
|
|
.CFG_LENGTHWIDTH(2)
|
|
) hi (
|
|
.*,
|
|
.clk(CLK_49M),
|
|
.paused(pause_cpu),
|
|
.autosave(status[27]),
|
|
.ram_address(hs_address),
|
|
.data_from_ram(hs_data_out),
|
|
.data_to_ram(hs_data_in),
|
|
.data_from_hps(ioctl_dout),
|
|
.data_to_hps(ioctl_din),
|
|
.ram_write(hs_write_enable),
|
|
.ram_intent_read(hs_access_read),
|
|
.ram_intent_write(hs_access_write),
|
|
.pause_cpu(hs_pause),
|
|
.configured(hs_configured)
|
|
);
|
|
|
|
endmodule
|