mister-devel/Arcade-SpaceInvaders_MiSTer
1
0
Fork 0
mirror of https://github.com/MiSTer-devel/Arcade-SpaceInvaders_MiSTer.git synced 2026-04-26 03:02:55 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
master
Arcade-SpaceInvaders_MiSTer/rtl/OVO.vhd
Alan Steremberg ba6f59ce52 First Check In
2020-12-24 13:45:34 -08:00

184 lines
6.3 KiB
VHDL
Raw Permalink Blame History

--------------------------------------------------------------------------------
-- Overlay
--------------------------------------------------------------------------------
-- DO 10/2017
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY ovo IS
GENERIC (
COLS : natural :=32;
LINES : natural :=2;
RGB : unsigned(23 DOWNTO 0) :=x"FFFFFF");
PORT (
-- VGA IN
i_r : IN unsigned(7 DOWNTO 0);
i_g : IN unsigned(7 DOWNTO 0);
i_b : IN unsigned(7 DOWNTO 0);
-- i_hs : IN std_logic;
-- i_vs : IN std_logic;
-- i_de : IN std_logic;
-- i_en : IN std_logic;
i_clk : IN std_logic;
i_pix : IN std_logic;
i_Hcount : IN unsigned(8 DOWNTO 0);
i_VCount : IN unsigned(10 DOWNTO 0);
-- VGA_OUT
o_r : OUT unsigned(7 DOWNTO 0);
o_g : OUT unsigned(7 DOWNTO 0);
o_b : OUT unsigned(7 DOWNTO 0);
-- o_hs : OUT std_logic;
-- o_vs : OUT std_logic;
-- o_de : OUT std_logic;
-- Control
ena : IN std_logic; -- Overlay ON/OFF
-- Probes
in0 : IN unsigned(COLS*5-1 downto 0);
in1 : IN unsigned(COLS*5-1 downto 0)
);
END ENTITY ovo;
--##############################################################################
ARCHITECTURE rtl OF ovo IS
TYPE arr_slv8 IS ARRAY (natural RANGE <>) OF unsigned(7 DOWNTO 0);
CONSTANT chars : arr_slv8 :=(
x"3E", x"63", x"73", x"7B", x"6F", x"67", x"3E", x"00", -- 0
x"0C", x"0E", x"0C", x"0C", x"0C", x"0C", x"3F", x"00", -- 1
x"1E", x"33", x"30", x"1C", x"06", x"33", x"3F", x"00", -- 2
x"1E", x"33", x"30", x"1C", x"30", x"33", x"1E", x"00", -- 3
x"38", x"3C", x"36", x"33", x"7F", x"30", x"78", x"00", -- 4
x"3F", x"03", x"1F", x"30", x"30", x"33", x"1E", x"00", -- 5
x"1C", x"06", x"03", x"1F", x"33", x"33", x"1E", x"00", -- 6
x"3F", x"33", x"30", x"18", x"0C", x"0C", x"0C", x"00", -- 7
x"1E", x"33", x"33", x"1E", x"33", x"33", x"1E", x"00", -- 8
x"1E", x"33", x"33", x"3E", x"30", x"18", x"0E", x"00", -- 9
x"0C", x"1E", x"33", x"33", x"3F", x"33", x"33", x"00", -- A
x"3F", x"66", x"66", x"3E", x"66", x"66", x"3F", x"00", -- B
x"3C", x"66", x"03", x"03", x"03", x"66", x"3C", x"00", -- C
x"1F", x"36", x"66", x"66", x"66", x"36", x"1F", x"00", -- D
x"7F", x"46", x"16", x"1E", x"16", x"46", x"7F", x"00", -- E
x"7F", x"46", x"16", x"1E", x"16", x"06", x"0F", x"00", -- F
x"00", x"00", x"00", x"00", x"00", x"00", x"00", x"00", --' ' 10
x"00", x"00", x"3F", x"00", x"00", x"3F", x"00", x"00", -- = 11
x"00", x"0C", x"0C", x"3F", x"0C", x"0C", x"00", x"00", -- + 12
x"00", x"00", x"00", x"3F", x"00", x"00", x"00", x"00", -- - 13
x"18", x"0C", x"06", x"03", x"06", x"0C", x"18", x"00", -- < 14
x"06", x"0C", x"18", x"30", x"18", x"0C", x"06", x"00", -- > 15
x"08", x"1C", x"36", x"63", x"41", x"00", x"00", x"00", -- ^ 16
x"08", x"1C", x"36", x"63", x"41", x"00", x"00", x"00", -- v 17
x"18", x"0C", x"06", x"06", x"06", x"0C", x"18", x"00", -- ( 18
x"06", x"0C", x"18", x"18", x"18", x"0C", x"06", x"00", -- ) 19
x"00", x"0C", x"0C", x"00", x"00", x"0C", x"0C", x"00", -- : 1A
x"00", x"00", x"00", x"00", x"00", x"0C", x"0C", x"00", -- . 1B
x"00", x"00", x"00", x"00", x"00", x"0C", x"0C", x"06", -- , 1C
x"1E", x"33", x"30", x"18", x"0C", x"00", x"0C", x"00", -- ? 1D
x"18", x"18", x"18", x"00", x"18", x"18", x"18", x"00", -- | 1E
x"36", x"36", x"7F", x"36", x"7F", x"36", x"36", x"00"); -- # 1F
SIGNAL vcpt,hcpt,hcpt2 : natural RANGE 0 TO 4095;
SIGNAL vin0,vin1 : unsigned(0 TO COLS*5-1);
SIGNAL t_r,t_g,t_b : unsigned(7 DOWNTO 0);
SIGNAL t_hs,t_vs,t_de : std_logic;
SIGNAL col : unsigned(7 DOWNTO 0);
SIGNAL de : std_logic;
SIGNAL in0s,in1s : unsigned(in0'range);
BEGIN
in0s<=in0 WHEN rising_edge(i_clk);
in1s<=in1 WHEN rising_edge(i_clk);
----------------------------------------------------------
Megamix:PROCESS(i_clk) IS
VARIABLE vin_v : unsigned(0 TO 32*5-1);
VARIABLE char_v : unsigned(4 DOWNTO 0);
BEGIN
IF rising_edge(i_clk) THEN
IF i_pix='1' THEN
----------------------------------
-- Propagate VGA signals. 2 cycles delay
t_r<=i_r;
t_g<=i_g;
t_b<=i_b;
-- t_hs<=i_hs;
-- t_vs<=i_vs;
-- t_de<=i_de;
o_r<=t_r;
o_g<=t_g;
o_b<=t_b;
-- o_hs<=t_hs;
-- o_vs<=t_vs;
-- o_de<=t_de;
----------------------------------
-- Latch sampled values during vertical sync
-- IF i_vs='1' THEN
IF (i_Hcount="000000000" and i_VCount="00000000000") THEN
vin0<=in0s;
vin1<=in1s;
END IF;
----------------------------------
-- IF i_vs='1' THEN
-- vcpt<=0;
-- de<='0';
-- ELSIF i_hs='1' AND t_hs='0' AND de='1' THEN
-- vcpt<=(vcpt+1) MOD 4096;
-- END IF;
-- if (i_Hcount < 16) then
-- hcpt <= 256;
-- else
hcpt <= to_integer(i_Hcount);
-- end if;
if (i_Vcount < 16) then
vcpt <= 512;
else
vcpt <= to_integer(i_Vcount)-16;
end if;
----------------------------------
IF (vcpt/8) MOD 2=0 THEN
vin_v:=vin0;
ELSE
vin_v:=vin1;
END IF;
-- IF i_hs='1' THEN
-- hcpt<=0;
-- ELSIF i_de='1' THEN
-- hcpt<=(hcpt+1) MOD 4096;
-- de<='1';
-- END IF;
hcpt2<=hcpt;
----------------------------------
-- Pick characters
IF hcpt<COLS * 8 AND vcpt<LINES * 8 THEN
-- need to reverse string so 0-4 is left (not right!)
-- char_v:=vin_v((hcpt/8)*5 TO (hcpt/8)*5+4);
char_v:=vin_v(((COLS-1) - (hcpt/8))*5 TO ((COLS-1) - (hcpt/8))*5+4);
ELSE
char_v:="10000"; -- " " : Blank character
END IF;
col<=chars(to_integer(char_v)*8+(vcpt MOD 8));
----------------------------------
-- Insert Overlay
IF ena='1' THEN
IF col(hcpt2 MOD 8)='1' THEN
o_r<=rgb(23 DOWNTO 16);
o_g<=rgb(15 DOWNTO 8);
o_b<=rgb( 7 DOWNTO 0);
END IF;
END IF;
END IF;
END IF;
END PROCESS Megamix;
END ARCHITECTURE rtl;
Reference in New Issue View Git Blame Copy Permalink