mirror of
https://github.com/MiSTer-devel/Arcade-RallyX_MiSTer.git
synced 2026-04-19 03:03:09 +00:00
17 lines
907 B
Plaintext
17 lines
907 B
Plaintext
set_global_assignment -name QIP_FILE rtl/LINEBUF.qip
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80s.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80_Reg.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80_Pack.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80_MCode.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80_ALU.vhd
|
|
set_global_assignment -name VHDL_FILE rtl/cpu/T80.vhd
|
|
set_global_assignment -name VERILOG_FILE rtl/rams.v
|
|
set_global_assignment -name VERILOG_FILE rtl/nrx_video.v
|
|
set_global_assignment -name VERILOG_FILE rtl/nrx_sprite.v
|
|
set_global_assignment -name VERILOG_FILE rtl/nrx_sound.v
|
|
set_global_assignment -name VERILOG_FILE rtl/fpga_nrx.v
|
|
set_global_assignment -name VHDL_FILE rtl/dpram.vhd
|
|
set_global_assignment -name VERILOG_FILE "rtl/pause.v"
|
|
set_global_assignment -name VERILOG_FILE "rtl/hiscore.v"
|
|
set_global_assignment -name SYSTEMVERILOG_FILE "Arcade-RallyX.sv"
|