Brendan Saricks 3c13e7a7ef Change mra rotation to match core output (#8)
According to mame, the core should be outputting CW video, but it's currently CCW. 

Because the direct video infoframe uses the MRA to determine rotation direction, it should match the core output.

Claude and I tried to rotate the video in the core, but all we managed to do is invert it. This is an easier fix, even if the MRA no longer matches MAME.
2026-01-12 14:02:12 +08:00
2022-12-22 11:34:57 +01:00
2025-12-09 15:03:38 +08:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2025-12-03 09:49:15 +08:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00
2022-12-22 11:34:57 +01:00

Mr.Jong/CrazyBlocks/BlockBuster by Kiwako Co., Ltd.

General description

Mr.Jong/CrazyBlocks/BlockBuster ported to MiSTerFPGA by Pierco (Pierre Cornier).

Patreon Contributors!!

  • Adrian Vargerson
  • Alan Steremberg
  • Allen Tipper
  • Amosfear
  • Andreas Micklei
  • Boogermann
  • Christopher Garland
  • Cory Stargel
  • Count Duckula
  • Cyril Despontin
  • Cyrille Jouineau
  • Darren Chell
  • Darren Newman
  • Dave Ely
  • Davide Lorigliola
  • dECKARD
  • Dimitris Zongas
  • Francois P
  • Funkycochise
  • Grumpy Old Gamer
  • Herbert Krammer
  • Hiddenbyleaves
  • Holger Lagerfeldt
  • Humanoide70
  • J BG
  • Jo le Zef
  • Johan Sjöstrand
  • John Stringer
  • Jorge Galán
  • José López Navarrete
  • Manuel Gomez Grande
  • Matt Hargett
  • Max
  • Michael Fuerst
  • Michael Packard
  • Mike Holzinger
  • Mike S
  • MiSTerFPGA.co.uk
  • Nicolas VAILLANT
  • Philip Lawson
  • Pons Cremator
  • RaspberryAlpine
  • Rune P
  • Samuel Giroux
  • Tony Escobar
  • wwark
Description
Mr.Jong for MiSTer FPGA
Readme GPL-2.0 2.1 MiB
Languages
Verilog 64.3%
SystemVerilog 16.6%
VHDL 16.4%
Tcl 2.6%