#!/bin/bash

iverilog test.v ../../hdl/jt49_div.v -o sim && ./sim -lxt
