Files
u-boot/drivers
Wenyou Yang fed0509c92 clk: at91: add PLLADIV driver
As said in the SAMA5D2 datasheet, the PLLA clock must be divided
by 2 by writing the PLLADIV2 bit in PMC_MCKR, if the ratio between
PCK and MCK is 3 (MDIV = 3). This is the purpose of the driver.

Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
2018-03-16 07:30:04 -04:00
..
2018-02-13 23:24:22 -05:00
2018-03-16 07:30:04 -04:00
2018-01-26 12:38:13 +01:00
2018-02-18 15:53:48 -07:00
2018-02-21 20:28:15 +01:00
2018-03-09 09:23:10 -05:00
2018-03-09 09:23:10 -05:00
2018-03-14 13:27:14 -04:00
2018-03-15 08:27:27 -04:00
2018-03-13 22:36:33 +05:30
2018-03-05 20:24:17 -05:00
2018-03-13 18:12:35 +01:00
2018-01-26 12:38:13 +01:00
2018-02-04 12:00:58 +01:00
2018-03-15 08:27:27 -04:00
2018-03-09 09:23:10 -05:00
2018-03-05 20:24:17 -05:00