Files
u-boot/drivers
David Wu 364fc7315a rockchip: clk: Add rk3399 SARADC clock support
The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1).
SARADC integer divider control register is 8-bits width.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
2017-10-01 00:33:30 +02:00
..
2017-09-04 09:02:07 -04:00
2017-08-16 08:30:24 -04:00
2017-09-18 20:40:35 +02:00
2017-09-22 07:40:02 -04:00
2017-09-22 07:39:57 -04:00
2017-07-28 12:02:47 -06:00
2017-09-22 07:40:01 -04:00
2017-08-16 08:30:24 -04:00
2017-06-01 07:03:10 -06:00
2017-06-01 07:03:01 -06:00
2017-05-18 11:23:31 +02:00
2017-06-01 07:03:01 -06:00
2017-08-13 15:17:31 -04:00