Files
u-boot/arch/powerpc/cpu
Prabhakar Kushwaha e87dc41fc1 powerpc/mpc85xx:NAND_SPL:Avoid IFC/eLBC Base address setting
During NAND_SPL boot, base address and different register are programmed
default by corresponding NAND controllers(eLBC/IFC). These settings are
sufficient enough for NAND SPL.

Avoid updating these register.They will be programmed during NAND RAMBOOT.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
2012-07-06 17:30:31 -05:00
..
2011-07-28 17:22:53 +02:00
2011-07-28 17:22:53 +02:00
2012-06-07 23:29:19 +02:00
2012-06-07 23:29:19 +02:00
2011-11-03 20:44:58 +01:00