Files
u-boot/drivers
Tien Fong Chee ee06c5390f ddr: altera: Ignore bit[7-4] for both seq2core & core2seq handshake in HPS
Bit[7-4] for both register seq2core and core2seq handshake in HPS are not
required for triggering DDR re-calibration or resetting EMIF. So, ignoring
these bits just for playing it safe.

Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
2022-06-16 16:10:44 +08:00
..
2022-04-25 09:25:00 +02:00
2022-05-02 09:58:13 -04:00
2022-05-02 09:58:13 -04:00
2021-10-05 08:50:15 -04:00
2022-03-30 13:02:55 -04:00
2022-01-13 07:57:49 -05:00
2022-04-28 09:26:44 -04:00
2022-01-13 07:57:49 -05:00
2022-06-03 11:15:24 -04:00
2022-05-20 12:36:48 +02:00
2022-05-02 09:58:13 -04:00
2022-04-11 10:28:04 -04:00
2022-05-05 09:28:47 -04:00
2022-05-03 21:39:22 +02:00
2021-10-01 21:08:18 -04:00
2021-10-31 08:46:44 -04:00