Files
u-boot/drivers
Jagan Teki ed77ce728a ram: rk3399: Add ddrtimingC0
Add DdrTimingC0 structure with associated bit fields.

These would help to reconfigure sdram capabilities during
lpddr4 setup related configs.

Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Reviewed-by: Kever Yang <Kever.yang@rock-chips.com>
2019-07-20 23:59:44 +08:00
..
2019-05-21 08:03:38 +02:00
2019-02-27 09:12:33 +08:00
2019-05-18 08:15:35 -04:00
2019-07-15 13:32:26 -05:00
2019-02-20 15:27:08 +08:00
2019-07-20 23:59:44 +08:00
2019-05-10 22:48:11 +02:00
2019-07-18 11:31:23 -04:00
2019-05-24 10:14:10 -07:00
2019-07-11 14:11:18 -04:00
2019-07-19 11:11:09 +08:00