Files
u-boot/board
Pali Rohár 2ac06f3e66 board: gdsys: a38x: Enable PCIe link 2 in spl_board_init()
A385 controlcenterdc board does not use PCI DM properly and touches some
PCIe devices directly in its board code.

This controlcenterdc spl_board_init() function expects that PCIe link is
already initialized. Link itself is initialized in a38x serdes code but
this will change in future and link initialization will be postponed from
U-Boot SPL to proper U-Boot.

So explicitly enable PCIe link 2 in spl_board_init() function via
SoC Control Register 1 to not break this code by future changes. This board
has PCIe link 2 just x1, so no additional initialization (except enabling
PCIe port) is needed.

Signed-off-by: Pali Rohár <pali@kernel.org>
2022-01-14 07:47:57 +01:00
..
2021-09-04 12:26:02 -04:00
2022-01-10 14:01:57 -05:00
2021-11-07 18:36:55 +01:00
2021-09-07 16:22:30 -04:00
2022-01-10 14:01:57 -05:00
2021-10-27 16:38:26 -04:00
2021-09-04 11:42:41 -04:00
2021-09-07 16:22:30 -04:00
2021-09-07 16:22:30 -04:00
2021-06-17 09:40:58 +08:00
2021-10-20 17:54:31 +02:00
2022-01-08 11:16:03 -05:00