Tom Rini
44fb0d6c9f
Merge tag 'xilinx-for-v2020.01' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze
Xilinx/FPGA changes for v2020.01
FPGA:
- Enable fpga loading on Versal
- Minor fix
Microblaze:
- Fix LMB configurations to support initrds
- Some other cleanups
Zynq:
- Minor config/dt changes
- Add distro boot support for usb1 and mmc1
- Remove Xilinx private boot commands and use only distro boot
ZynqMP:
- Kconfig cleanups, defconfig updates
- Update some dt files
- Add firmware driver for talking to PMUFW
- Extend distro boot support for jtag
- Add new IDs
- Add system controller configurations
- Convert code to talk firmware via mailbox or SMCs
Versal:
- Add board_late_init()
- Add run time DT memory setup
- Add DFU support
- Extend distro boot support for jtag and dfu
- Add clock driver
- Tune mini configurations
Xilinx:
- Improve documentation (boot scripts, dt binding)
- Enable run time initrd_high calculation
- Define default SYS_PROMPT
- Add zynq/zynqmp virtual defconfig
Drivers:
- Add Xilinx mailbox driver for talking to firmware
- Clean zynq_gem for Versal
- Move ZYNQ_HISPD_BROKEN to Kconfig
- Wire genphy_init() in phy.c
- Add Xilinx gii2rgmii bridge
- Cleanup zynq_sdhci
- dwc3 fix
- zynq_gpio fix
- axi_emac fix
Others:
- apalis-tk1 - clean config file
2019-10-09 16:22:03 -04:00
..
2019-10-07 13:23:49 -04:00
2019-10-09 16:22:03 -04:00
2019-08-11 16:43:41 -04:00
2019-10-08 09:55:11 +02:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-28 13:47:47 +05:30
2019-09-03 09:31:03 +08:00
2019-10-08 13:57:48 +08:00
2019-09-14 21:28:55 +02:00
2019-10-08 13:57:49 +08:00
2019-08-11 16:43:41 -04:00
2019-09-02 17:38:43 +02:00