Parthiban Nallathambi
d8d33b6d4d
imx: Add variscite DART-6UL Evaluation Kit
Port for the DART-6UL Evaluation Kit SBC. Based on the variscite
DART-6UL iMX6ULL SoM.
CPU: Freescale i.MX6ULL rev1.1 900 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 43C
Reset cause: POR
Model: Variscite DART-6UL Evaluation Kit
Board: Variscite DART-6UL Evaluation Kit
DRAM: 512 MiB
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial@02020000
Out: serial@02020000
Err: serial@02020000
Net: FEC0
Working:
- Eth0
- i2c
- MMC/SD
- eMMC
- USB host
- UART 1
Note: LCDIF porting needs DM_VIDEO
https://lists.denx.de/pipermail/u-boot/2019-April/365506.html
Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>
2019-04-25 19:16:24 +02:00
..
2019-04-18 09:12:38 +03:00
2019-04-25 19:16:24 +02:00
2018-09-16 00:01:13 +02:00
2018-09-10 20:48:16 -04:00
2019-04-22 11:56:29 -04:00
2019-04-12 10:54:27 +05:30
2019-03-22 12:15:10 -04:00
2019-04-12 10:54:27 +05:30
2019-04-14 00:03:06 -04:00
2019-02-07 15:33:21 +05:30
2019-04-12 10:54:27 +05:30
2018-09-25 21:49:18 -04:00
2019-02-27 09:12:33 +08:00