Melin Tomas d3826fb052
xilinx_xiic: Fix transfer initialisation ...
Prior to starting a new transfer, conditionally wait for bus to not
be busy.
Reinitialise controller as otherwise operation is not stable.
For reference, see linux kernel
commit 9656eeebf3f1 ("i2c: Revert i2c: xiic: Do not reset controller before every transfer")
hs: Fixed DOS line endings
added missing '\n'
Fixed git commit description style
Signed-off-by: Tomas Melin <tomas.melin@vaisala.com >
2019-07-09 07:02:11 +02:00
2019-03-11 15:53:19 +09:00
2019-05-23 19:53:09 +05:30
2018-10-28 09:26:39 -04:00
2019-01-15 15:28:53 -05:00
2019-05-21 08:03:38 +02:00
2018-12-10 10:04:45 +01:00
2019-05-05 08:48:50 -04:00
2019-06-11 17:22:22 -04:00
2019-07-05 14:19:41 +02:00
2019-02-27 09:12:33 +08:00
2019-06-11 10:42:48 +02:00
2019-05-21 07:52:33 +02:00
2019-01-30 21:22:53 -05:00
2019-05-18 08:15:35 -04:00
2019-06-14 12:39:54 +02:00
2019-05-03 07:23:17 -04:00
2019-05-10 22:48:11 +02:00
2019-05-24 00:01:08 +02:00
2018-12-06 23:26:33 -05:00
2019-07-09 07:02:11 +02:00
2019-02-20 09:01:45 -07:00
2019-04-23 17:57:22 -04:00
2018-10-28 09:26:39 -04:00
2019-06-11 10:42:48 +02:00
2019-06-20 09:13:27 -04:00
2019-06-06 17:40:14 +02:00
2019-06-11 17:22:22 -04:00
2019-05-19 16:17:33 +08:00
2019-02-20 15:27:08 +08:00
2019-06-21 10:07:11 -04:00
2019-05-09 10:38:32 +02:00
2019-06-29 22:21:26 +09:00
2019-06-11 10:42:48 +02:00
2019-05-01 00:00:05 +02:00
2019-05-26 14:40:50 -04:00
2019-05-23 11:38:11 +02:00
2019-05-09 20:22:05 -04:00
2019-05-10 22:48:11 +02:00
2019-05-31 23:27:12 +02:00
2019-02-19 08:55:43 -05:00
2019-06-11 10:42:48 +02:00
2019-04-11 20:07:12 -04:00
2019-05-24 10:14:10 -07:00
2019-06-17 11:32:22 -04:00
2019-05-10 07:18:13 -04:00
2019-05-09 19:52:55 -04:00
2019-05-10 22:48:11 +02:00
2018-11-29 09:30:06 -07:00
2019-07-05 14:19:41 +02:00
2019-07-06 23:31:52 +02:00
2018-11-14 09:16:28 -08:00
2019-01-01 14:12:18 +01:00
2018-11-16 16:51:55 -05:00
2019-06-22 22:27:13 +08:00
2019-05-05 08:48:50 -04:00
2019-05-07 09:37:11 -04:00
d3826fb052