Files
u-boot/include
Joe D'Abbraccio 507e2d79c9 Modified the DDR SDRAM clock control register to delay MCK/MCK_B 3/4 clock
With the original value of 1/2 clock cycle delay, the system ran relatively
stable except when we run benchmarks that are intensive users of memory.
When I run samba connected disk with a HDBENCH test, the system locks-up
or reboots sporadically.

Signed-off by: Joe D'Abbraccio <Joe.D'abbraccio@freescale.com>
2008-03-25 19:16:48 -05:00
..
2008-03-25 19:16:45 -05:00
2006-07-21 15:24:56 +02:00
2008-01-16 14:14:40 +01:00
2008-02-04 19:26:53 -05:00
2003-06-27 21:31:46 +00:00
2007-08-14 18:42:36 +02:00
2007-05-15 23:38:05 +02:00
2005-10-05 02:00:09 +02:00
2008-03-25 22:16:15 +01:00
2008-03-03 00:40:42 +01:00
2007-11-26 19:18:21 +01:00
2003-05-31 18:35:21 +00:00
2007-08-10 19:21:35 -04:00
2008-01-11 16:05:36 +01:00
2003-06-27 21:31:46 +00:00
2008-03-02 21:44:59 +01:00
2008-01-03 21:36:50 -05:00
2007-09-17 08:19:08 +02:00
2008-02-03 23:58:21 +01:00
2008-03-20 21:48:46 +01:00
2007-06-30 18:50:48 +02:00
2007-07-10 00:01:28 +02:00
2003-06-27 21:31:46 +00:00
2008-01-09 13:36:28 +01:00
2008-01-09 13:36:28 +01:00
2007-10-13 21:15:39 +02:00
2007-06-06 10:08:13 +02:00
2006-06-14 18:14:56 +02:00