Files
u-boot/board
Fabio Estevam 3b30eece27 mx6sabresd: Make SPL DDR configuration to match the DCD table
When using SPL on i.mx6 we frequently notice some DDR initialization
mismatches between the SPL code and the non-SPL code.

This causes stability issues like the ones reported at 7dbda25ecd
("mx6ul_14x14_evk: Pass refsel and refr fields to avoid hang") and also:
http://lists.denx.de/pipermail/u-boot/2016-September/266355.html .

As the non-SPL code have been tested for long time and proves to be reliable,
let's configure the DDR in the exact same way as the non-SPL case.

The idea is simple: just use the DCD table and write directly to the DDR
registers.

Retrieved the DCD tables from:
board/freescale/mx6sabresd/mx6q_4x_mt41j128.cfg
and
board/freescale/mx6sabresd/mx6qp.cfg
(NXP U-Boot branch imx_v2015.04_4.1.15_1.0.0_ga)

This method makes it easier for people converting from non-SPL to SPL code.

Other benefit is that the SPL binary size is reduced from 44 kB to 39.9 kB.

Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
2016-10-04 12:01:14 +02:00
..
2016-05-02 18:37:09 -04:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-06-27 21:12:05 -04:00
2016-06-24 17:24:40 -04:00
2015-09-11 17:12:57 -04:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2015-11-12 17:38:08 +01:00
2016-06-17 09:51:01 -04:00
2016-02-06 12:00:59 +01:00
2016-09-27 23:30:27 +02:00
2016-07-22 14:46:00 -04:00
2015-09-07 13:41:04 +02:00
2016-02-06 12:00:59 +01:00
2016-07-22 14:46:19 -04:00
2016-09-27 23:30:27 +02:00
2016-02-20 21:40:02 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-02-06 12:00:59 +01:00
2016-09-07 08:48:58 -04:00
2016-09-27 23:30:27 +02:00
2016-09-06 18:22:48 +02:00
2016-03-27 09:13:01 -04:00