Files
u-boot/include
Martyn Welch 0963060c99 imx: Add PHYTEC phyBOARD-i.MX6UL-Segin
Port for the PHYTEC phyBOARD-i.MX6UL-Segin single board computer. Based on
the PHYTEC phyCORE-i.MX6UL SOM (PCL063).

CPU:   Freescale i.MX6UL rev1.2 528 MHz (running at 396 MHz)
CPU:   Industrial temperature grade (-40C to 105C) at 44C
Reset cause: POR
Board: PHYTEC phyCORE-i.MX6UL
I2C:   ready
DRAM:  256 MiB
NAND:  512 MiB
MMC:   FSL_SDHC: 0
In:    serial
Out:   serial
Err:   serial
Net:   FEC0

Working:
 - Eth0
 - i2C
 - MMC/SD
 - NAND
 - UART (1 & 5)
 - USB (host & otg)

Signed-off-by: Martyn Welch <martyn.welch@collabora.com>
2019-01-28 12:47:27 +01:00
..
2018-11-26 08:25:33 -05:00
2018-11-27 21:06:53 +05:30
2018-11-14 09:16:27 -08:00
2018-09-29 11:49:35 -06:00
2018-09-10 20:48:16 -04:00
2018-12-07 08:13:45 -05:00
2018-12-07 08:13:45 -05:00
2018-11-10 08:16:30 -05:00
2018-07-26 14:08:22 -05:00
2018-09-23 21:55:30 +02:00
2018-09-23 21:55:30 +02:00
2018-06-13 07:49:12 -04:00
2018-12-06 23:26:32 -05:00
2018-12-13 16:32:49 -07:00
2019-01-01 14:12:18 +01:00
2018-10-22 13:01:27 +02:00
2019-01-01 14:12:18 +01:00
2018-12-05 06:01:35 -07:00
2018-04-06 17:04:33 -04:00
2019-01-16 16:37:06 -05:00
2019-01-14 17:47:13 -07:00
2018-09-18 00:01:18 -06:00
2018-10-02 22:12:32 +05:30
2019-01-24 11:35:30 -06:00
2018-10-09 04:40:27 -06:00
2019-01-18 22:19:09 +05:30
2018-12-05 06:06:44 -07:00
2018-10-07 11:04:01 -04:00
2018-07-19 16:31:37 -04:00
2018-11-27 21:06:53 +05:30
2019-01-01 14:12:18 +01:00
2018-07-20 15:55:05 -04:00
2018-10-09 04:40:27 -06:00
2018-09-28 18:26:32 +02:00