Marcel Ziswiler
adf4800d85
mtd/nand/tegra: alignment workaround
Integrate cache alignment bounce buffer to workaround issues as follows:
Loading file '/boot/zImage' to addr 0x01000000 with size 4499152 (0x0044a6d0)...
ERROR: v7_dcache_inval_range - start address is not aligned - 0x1f7f0108
ERROR: v7_dcache_inval_range - stop address is not aligned - 0x1f7f1108
Done
Kernel image @ 0x1000000 [ 0x000000 - 0x44a6d0 ]
Starting kernel ...
undefined instruction
pc : [<005ff03c>] lr : [<0000800c>]
sp : 0144b6e8 ip : 01000188 fp : 0144a6c8
r10: 00000000 r9 : 411fc090 r8 : 00000100
r7 : 00000cfb r6 : 0144a6d0 r5 : 00000000 r4 : 00008000
r3 : 0000000c r2 : 00000100 r1 : 00000cfb r0 : 00000000
Flags: nZCv IRQs off FIQs off Mode SVC_32
Resetting CPU ...
Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
Acked-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
2015-08-13 13:06:02 -07:00
..
2015-08-13 13:06:02 -07:00
2014-08-25 19:25:55 -04:00
2015-08-02 10:51:39 +02:00
2015-01-28 07:41:18 +01:00
2013-07-24 09:44:38 -04:00
2014-10-25 06:58:51 -04:00
2014-11-19 07:54:04 +01:00
2013-07-24 09:44:38 -04:00
2013-07-24 09:44:38 -04:00
2014-11-19 08:48:41 +01:00
2015-02-12 10:35:33 -07:00
2015-06-30 00:40:11 +05:30
2015-07-10 09:38:50 -04:00
2014-09-16 12:23:56 -04:00
2014-09-16 12:23:59 -04:00
2014-08-25 19:25:55 -04:00
2014-09-16 12:23:56 -04:00
2008-09-09 11:48:53 +02:00
2013-07-24 09:44:38 -04:00