Files
u-boot/board
Shaohui Xie ba50fee6ae powerpc/p2041rdb: update cpld reset command according to CPLD 2.0
CPLD 2.0 provides a new register which bit[0] is set to '1' will reset
board with initializing the CPLD registers to default values. And add
bit[6] of register at offset 0x5 to use to enable flash bank selection.

Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2011-10-03 08:29:54 -05:00
..
2011-06-23 08:25:18 +02:00
2011-06-23 08:25:18 +02:00
2011-06-23 08:25:18 +02:00
2011-06-23 08:25:18 +02:00
2011-06-21 22:26:22 +02:00
2011-03-27 19:18:37 +02:00
2010-12-09 10:25:56 +01:00
2011-09-10 17:00:51 +02:00
2011-09-10 17:00:51 +02:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2011-03-27 19:18:37 +02:00
2011-01-09 18:06:50 +01:00
2011-01-09 18:06:50 +01:00
2011-09-04 11:36:13 +02:00
2011-04-08 00:44:26 -04:00
2011-08-04 23:34:02 +02:00
2010-12-09 10:25:56 +01:00
2011-02-02 16:18:45 +09:00
2011-03-27 19:18:37 +02:00
2011-08-04 23:34:02 +02:00
2010-12-09 10:25:56 +01:00
2011-03-27 19:18:37 +02:00
2011-03-27 19:18:37 +02:00
2011-08-04 23:34:02 +02:00
2011-08-04 23:34:02 +02:00
2011-03-27 19:18:37 +02:00
2011-08-04 23:34:02 +02:00
2011-02-02 16:18:45 +09:00
2011-05-12 23:17:52 +02:00
2011-09-07 22:03:53 +02:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-11-28 21:45:32 +01:00
2010-12-09 10:25:56 +01:00
2011-09-04 11:36:16 +02:00
2011-03-27 19:18:37 +02:00
2011-09-04 11:36:13 +02:00
2011-09-07 21:45:34 +02:00
2011-08-02 12:49:17 -05:00
2011-03-27 19:18:37 +02:00
2011-03-27 19:18:37 +02:00