Files
u-boot/arch/arm/include/asm
David Wu 615514c16d rockchip: clk: Add rk3368 SARADC clock support
The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1).
SARADC integer divider control register is 8-bits width.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
2017-10-01 00:33:30 +02:00
..
2017-08-23 10:45:45 +02:00
2017-08-23 10:45:45 +02:00
2016-07-15 15:54:57 +02:00
2017-05-12 08:37:06 -04:00
2016-12-15 11:57:35 -08:00
2016-12-15 11:57:44 -08:00
2017-05-11 22:03:39 -04:00